Tb/and
From HDLBits
You are given the following AND gate you wish to test:
module andgate (
input [1:0] in,
output out
);
Write a testbench that instantiates this AND gate and tests all 4 input combinations, by generating the following timing diagram:
Module Declaration
module top_module();