Exams/m2014 q4j

adder3Previous

Nextexams/ece241_2014_q1c

Implement the following circuit:

("FA" is a full adder)

Module Declaration

module top_module (
    input [3:0] x,
    input [3:0] y, 
    output [4:0] sum);

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• mux2to1
• mux2to1v
• mux9to1v
• mux256to1
• mux256to1v
• hadd
• fadd
• adder3 ·

exams/m2014_q4j

• · exams/ece241_2014_q1c
• adder100
• bcdadd4
• kmap1
• kmap2
• kmap3
• kmap4
• exams/ece241_2013_q2

adder3Previous

Nextexams/ece241_2014_q1c