Sim/circuit5

sim/circuit4Previous

Nextsim/circuit6

This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.

Simulation 2

Module Declaration

module top_module (
    input [3:0] a,
    input [3:0] b,
    input [3:0] c,
    input [3:0] d,
    input [3:0] e,
    output [3:0] q );

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• bugs_nand3
• bugs_mux4
• bugs_addsubz
• bugs_case
• sim/circuit1
• sim/circuit2
• sim/circuit3
• sim/circuit4 ·

sim/circuit5

• · sim/circuit6
• sim/circuit7
• sim/circuit8
• sim/circuit9
• sim/circuit10
• tb/clock
• tb/tb1
• tb/and

sim/circuit4Previous

Nextsim/circuit6