These problems require writing Verilog testbench (non-synthesizable) code.
The following 5 pages are in this category, out of 5 total.