Sim/circuit9

sim/circuit8Previous

Nextsim/circuit10

This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.

Module Declaration

module top_module (
    input clk,
    input a,
    output [3:0] q );

Write your solution here

[Load a previous submission]Last success: noneLast non-success: noneLoad

module top_module( ); endmodule

​x

 

1

module top_module (

2

    input clk,

3

    input a,

4

    output [3:0] q );

5

​

6

endmodule

7

​

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• sim/circuit1
• sim/circuit2
• sim/circuit3
• sim/circuit4
• sim/circuit5
• sim/circuit6
• sim/circuit7
• sim/circuit8 ·

sim/circuit9

• · sim/circuit10
• tb/clock
• tb/tb1
• tb/and
• tb/tb2
• tb/tff
• cs450/timer
• cs450/counter_2bc

sim/circuit8Previous

Nextsim/circuit10