Xnorgate
From HDLBits
Create a module that implements an XNOR gate.
Expected solution length: Around 1 line.
Module Declaration
module top_module(
input a,
input b,
output out );
- Getting Started
- Verilog Language
- Basics
- Vectors
- Modules: Hierarchy
- Procedures
- More Verilog Features
- Circuits
- Combinational Logic
- Basic Gates
- Multiplexers
- Arithmetic Circuits
- Karnaugh Map to Circuit
- Sequential Logic
- Latches and Flip-Flops
- Counters
- Shift Registers
- More Circuits
- Finite State Machines
- Simple FSM 1 (asynchronous reset)
- Simple FSM 1 (synchronous reset)
- Simple FSM 2 (asynchronous reset)
- Simple FSM 2 (synchronous reset)
- Simple state transitions 3
- Simple one-hot state transitions 3
- Simple FSM 3 (asynchronous reset)
- Simple FSM 3 (synchronous reset)
- Design a Moore FSM
- Lemmings 1
- Lemmings 2
- Lemmings 3
- Lemmings 4
- One-hot FSM
- PS/2 packet parser
- PS/2 packet parser and datapath
- Serial receiver
- Serial receiver and datapath
- Serial receiver with parity checking
- Sequence recognition
- Q8: Design a Mealy FSM
- Q5a: Serial two's complementer (Moore FSM)
- Q5b: Serial two's complementer (Mealy FSM)
- Q3a: FSM
- Q3b: FSM
- Q3c: FSM logic
- Q6b: FSM next-state logic
- Q6c: FSM one-hot next-state logic
- Q6: FSM
- Q2a: FSM
- Q2b: One-hot FSM equations
- Q2a: FSM
- Q2b: Another FSM
- Building Larger Circuits
- Combinational Logic
- Verification: Reading Simulations
- Finding bugs in code
- Build a circuit from a simulation waveform
- Verification: Writing Testbenches
- CS450