Bugs mux2

exams/review2015_fsmonehotPrevious

Nextbugs_nand3

This 8-bit wide 2-to-1 multiplexer doesn't work. Fix the bug(s).

Module Declaration

module top_module (
    input sel,
    input [7:0] a,
    input [7:0] b,
    output [7:0] out  ); 

module top_module (
    input sel,
    input [7:0] a,
    input [7:0] b,
    output out  );

    assign out = (~sel & a) | (sel & b);

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• exams/2013_q2bfsm
• exams/review2015_count1k
• exams/review2015_shiftcount
• exams/review2015_fsmseq
• exams/review2015_fsmshift
• exams/review2015_fsm
• exams/review2015_fancytimer
• exams/review2015_fsmonehot ·

bugs_mux2

• · bugs_nand3
• bugs_mux4
• bugs_addsubz
• bugs_case
• sim/circuit1
• sim/circuit2
• sim/circuit3
• sim/circuit4

exams/review2015_fsmonehotPrevious

Nextbugs_nand3