Tb/tff

tb/tb2Previous

Nextcs450/timer

You are given a T flip-flop module with the following declaration:

module tff (
    input clk,
    input reset,   // active-high synchronous reset
    input t,       // toggle
    output q
);

Write a testbench that instantiates one tff and will reset the T flip-flop then toggle it to the "1" state.

Module Declaration

module top_module ();

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• sim/circuit7
• sim/circuit8
• sim/circuit9
• sim/circuit10
• tb/clock
• tb/tb1
• tb/and
• tb/tb2 ·

tb/tff

• · cs450/timer
• cs450/counter_2bc
• cs450/history_shift
• cs450/gshare

tb/tb2Previous

Nextcs450/timer