Sim/circuit7

sim/circuit6Previous

Nextsim/circuit8

This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.

Module Declaration

module top_module (
    input clk,
    input a,
    output q );

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• bugs_addsubz
• bugs_case
• sim/circuit1
• sim/circuit2
• sim/circuit3
• sim/circuit4
• sim/circuit5
• sim/circuit6 ·

sim/circuit7

• · sim/circuit8
• sim/circuit9
• sim/circuit10
• tb/clock
• tb/tb1
• tb/and
• tb/tb2
• tb/tff

sim/circuit6Previous

Nextsim/circuit8