Hadd

mux256to1vPrevious

Nextfadd

Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out.

Expected solution length: Around 2 lines.

Module Declaration

module top_module( 
    input a, b,
    output cout, sum );

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• popcount3
• gatesv
• gatesv100
• mux2to1
• mux2to1v
• mux9to1v
• mux256to1
• mux256to1v ·

hadd

• · fadd
• adder3
• exams/m2014_q4j
• exams/ece241_2014_q1c
• adder100
• bcdadd4
• kmap1
• kmap2

mux256to1vPrevious

Nextfadd