Exams/m2014 q3

exams/ece241_2013_q2Previous

Nextexams/2012_q1g

Consider the function f shown in the Karnaugh map below.

Implement this function. d is don't-care, which means you may choose to output whatever value is convenient.

Module Declaration

module top_module (
    input [4:1] x, 
    output f );

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• exams/ece241_2014_q1c
• adder100
• bcdadd4
• kmap1
• kmap2
• kmap3
• kmap4
• exams/ece241_2013_q2 ·

exams/m2014_q3

• · exams/2012_q1g
• exams/ece241_2014_q3
• dff
• dff8
• dff8r
• dff8p
• dff8ar
• dff16e

exams/ece241_2013_q2Previous

Nextexams/2012_q1g