Exams/ece241 2014 q4

From HDLBits

Given the finite state machine circuit as shown, assume that the D flip-flops are initially reset to zero before the machine begins.

Build this circuit.

Ece241 2014 q4.png

Module Declaration

module top_module (
    input clk,
    input x,
    output z

Be careful with the reset state. Ensure that each D flip-flop's Q output is really the inverse of its Q output, even before the first clock edge of the simulation.

Write your solution here

Upload a source file...