Exams/ece241 2014 q1c

exams/m2014_q4jPrevious

Nextadder100

Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.

Module Declaration

module top_module (
    input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

//
 
    // assign s = ...
    // assign overflow = ...

Hint...

A signed overflow occurs when adding two positive numbers produces a negative result, or adding two negative numbers produces a positive result. There are several methods to detect overflow: It could be computed by comparing the signs of the input and output numbers, or derived from the carry-out of bit n and n-1.

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• mux2to1v
• mux9to1v
• mux256to1
• mux256to1v
• hadd
• fadd
• adder3
• exams/m2014_q4j ·

exams/ece241_2014_q1c

• · adder100
• bcdadd4
• kmap1
• kmap2
• kmap3
• kmap4
• exams/ece241_2013_q2
• exams/m2014_q3

exams/m2014_q4jPrevious

Nextadder100