Exams/ece241 2013 q7
From HDLBits
exams/ece241_2014_q4Previous
Nextedgedetect
A JK flip-flop has the below truth table. Implement a JK flip-flop with only a D-type flip-flop and gates. Note: Qold is the output of the D flip-flop before the positive clock edge.
| J | K | Q |
|---|---|---|
| 0 | 0 | Qold |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | ~Qold |
Module Declaration
module top_module (
input clk,
input j,
input k,
output Q);
exams/ece241_2014_q4Previous
Nextedgedetect