From HDLBits


Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is synchronous, and should reset the counter to 0.

Module Declaration

module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output [3:0] q);

Write your solution here

Upload a source file...