Sim/circuit4

sim/circuit3Previous

Nextsim/circuit5

This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.

Module Declaration

module top_module (
    input a,
    input b,
    input c,
    input d,
    output q );

//

    assign q = 0; // Fix me

Write your solution here

[Load a previous submission]Load

module top_module( ); endmodule

Upload a source file...

Or upload a file

Verilog source:

Show solution

Solution

Loading...

• bugs_mux2
• bugs_nand3
• bugs_mux4
• bugs_addsubz
• bugs_case
• sim/circuit1
• sim/circuit2
• sim/circuit3 ·

sim/circuit4

• · sim/circuit5
• sim/circuit6
• sim/circuit7
• sim/circuit8
• sim/circuit9
• sim/circuit10
• tb/clock
• tb/tb1

sim/circuit3Previous

Nextsim/circuit5