Sim/circuit1

bugs_casePrevious

Nextsim/circuit2

This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.

Module Declaration

module top_module (
    input a,
    input b,
    output q );

//

    assign q = 0; // Fix me

Write your solution here

[Load a previous submission]Last success: noneLast non-success: noneLoad

module top_module( ); endmodule

​x

 

1

module top_module (

2

    input a,

3

    input b,

4

    output q );//

5

​

6

    assign q = 0; // Fix me

7

​

8

endmodule

9

​

Upload a source file...

Or upload a file

Verilog source:

Complete problem first to see solution

Solution

Loading...

• exams/review2015_fsm
• exams/review2015_fancytimer
• exams/review2015_fsmonehot
• bugs_mux2
• bugs_nand3
• bugs_mux4
• bugs_addsubz
• bugs_case ·

sim/circuit1

• · sim/circuit2
• sim/circuit3
• sim/circuit4
• sim/circuit5
• sim/circuit6
• sim/circuit7
• sim/circuit8
• sim/circuit9

bugs_casePrevious

Nextsim/circuit2