This is a Moore state machine with two states, two inputs, and one output. Implement this state machine.
This exercise is the same as fsm2, but using synchronous reset.
module top_module( input clk, input reset, // Synchronous reset to OFF input j, input k, output out);
Write your solution here