Exams/review2015 count1k

From HDLBits

Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is synchronous, and should reset the counter to 0.

Module Declaration

module top_module (
    input clk,
    input reset,
    output [9:0] q);

Write your solution here

Upload a source file...