Exams/m2014 q6

From HDLBits

Consider the state machine shown below, which has one input w and one output z.

Implement the state machine. (This part wasn't on the midterm, but coding up FSMs is good practice).

Module Declaration

module top_module (
    input clk,
    input reset,     // synchronous reset
    input w,
    output z);




Write your solution here


		







  
  
  
  





Upload a source file... 






























Retrieved from "https://hdlbits.01xz.net/mw/index.php?title=Exams/m2014_q6&oldid=631"