Consider the state machine shown below, which has one input w and one output z.
Implement the state machine. (This part wasn't on the midterm, but coding up FSMs is good practice).
module top_module ( input clk, input reset, // synchronous reset input w, output z);
Write your solution here