Exams/m2014 q4a

From HDLBits


Implement the following circuit:

Exams m2014q4a.png

Note that this is a latch, so a Quartus warning about having inferred a latch is expected.

Module Declaration

module top_module (
    input d, 
    input ena,
    output q);

  • Latches are level-sensitive (not edge-sensitive) circuits, so in an always block, they use level-sensitive sensitivity lists.
  • However, they are still sequential elements, so should use non-blocking assignments.
  • A D-latch acts like a wire (or non-inverting buffer) when enabled, and preserves the current value when disabled.

Write your solution here

Upload a source file...