Exams/ece241 2014 q4

From HDLBits

Given the finite state machine circuit as shown, assume that the D flip-flops are initially reset to zero before the machine begins.

Build this circuit.

Ece241 2014 q4.png


Module Declaration

module top_module (
    input clk,
    input x,
    output z
); 

Write your solution here

Upload a source file...